

CLAIMS

WHAT IS CLAIMED IS:

1. A method of fabricating an array of pores, comprising the steps of:
 - applying a first layer of a first material onto a substrate;
 - removing a portion of said first layer of said first material to define an upper surface with generally vertical surfaces extending therefrom to a lower surface in said first layer of said first material;
 - applying a fixed layer of a second material onto said generally vertical surfaces of said first layer of said first material, said fixed layer of said second material having a first thickness;
 - applying a second layer of said first material onto said fixed layer of said second material; and
 - removing said fixed layer of said second material to define said array of pores in said first material layers.

2. The method of claim 1, wherein said pores have a minimum lateral dimension ranging from approximately 50 to 500 Angstroms.

1 3. The method of claim 1, wherein said pores have a cross sectional area greater than or
2 equal to said first thickness of said layer of said second material squared.

1 4. The method of claim 1, wherein said pores have a minimum lateral dimension ranging
2 from approximately 50 to 500 Angstroms; and wherein said pores have a cross sectional area
3 greater than or equal to said first thickness of said layer of said second material squared.

1 5. The method of claim 1, wherein said upper surface is generally horizontal and
2 includes a horizontal surface which is generally cross shaped.

1 6. The method of claim 5, wherein said cross shaped horizontal upper surface includes a
2 pair of arms extending relative to a central point.

1 7. The method of claim 6, wherein said arms of said cross shaped horizontal upper
2 surface range in length from about .5 to 1. microns.

1 8. The method of claim 1, wherein said upper surface is surrounded by a recess defined
2 in part by said lower surface.

1 9. The method of claim 8, wherein said upper surface includes a plurality of arms
2 extending laterally relative to a generally central location.

1 10. The method of claim 1, wherein said first material is comprised of silicon nitride.

1 11. The method of claim 1, wherein said second material is comprised of silicon dioxide.

1 12. The method of claim 1, wherein said first material is comprised of silicon nitride and
2 wherein said second material is comprised of silicon dioxide.

1 13. An array of pores fabricated by a process comprising the steps of:
2 applying a first layer of a first material onto a substrate;

3 removing a portion of said first layer of said first material to define an upper surface
4 with generally vertical surfaces extending therefrom to a lower surface in said
5 first layer of said first material;
6 applying a fixed layer of a second material onto said generally vertical surfaces of
7 said first layer of said first material, said fixed layer of said second material
8 having a first thickness;
9 applying a second layer of said first material onto said fixed layer of said second
10 material; and
11 removing said fixed layer of said second material to define said array of pores in said
12 first material layers.

1 14. The array of pores of claim 13, wherein said pores have a minimum lateral dimension
2 ranging from approximately 50 to 500 Angstroms.

1 15. The array of pores of claim 13, wherein said pores have a cross sectional area greater
2 than or equal to said first thickness of said layer of said second material squared.

1 16. The array of pores of claim 13, wherein said pores have a minimum lateral dimension
2 ranging from approximately 50 to 500 Angstroms; and wherein said pores have a cross

3 sectional area greater than or equal to said first thickness of said layer of said second
4 material squared.

1 17. The array of pores of claim 13, wherein said upper surface is generally horizontal and
2 includes a horizontal surface which is generally cross shaped.

1 18. The array of pores of claim 17, wherein said cross shaped horizontal upper surface
2 includes a pair of arms extending relative to a central point.

1 19. The array of pores of claim 18, wherein said arms of said cross shaped horizontal
2 upper surface range in length from about .5 to 1 micron.

1 20. The array of pores of claim 13, wherein said upper surface is surrounded by a recess
2 defined in part by said lower surface.

1 21. The array of pores of claim 20, wherein said upper surface includes a plurality of
2 arms extending laterally relative to a generally central location.

1 22. The array of pores of claim 13, wherein said first material is comprised of silicon
2 nitride.

1 23. The array of pores of claim 13, wherein said second material is comprised of silicon
2 dioxide.

1 24. The array of pores of claim 13, wherein said first material is comprised of silicon
2 nitride and wherein said second material is comprised of silicon dioxide.

1 25. A chalcogenide memory cell, comprising:
2 an upper electrode;
3 a lower electrode;
4 a dielectric layer positioned between said upper and lower electrodes and including an
5 opening defining a pore;
6 a chalcogenide element within said pore, said chalcogenide element electrically
7 coupled to said upper and lower electrodes;
8 wherein said pore has a minimum lateral dimension ranging from about 50 to 500
9 Angstroms.

1 26. The chalcogenide memory cell of claim 25, wherein said pore has an L shaped cross
2 section.

1 27. A method of fabricating an array of chalcogenide memory cells, comprising the steps
2 of:

3 applying a first layer of dielectric material onto a substrate that includes an array of
4 conductive regions;

5 removing a portion of said first layer of said dielectric material to define an upper
6 surface with generally vertical surfaces extending therefrom to a lower surface
7 in said first layer of said dielectric material;

8 applying a fixed layer of a second material onto said generally vertical surfaces of
9 said first layer of said dielectric material, said fixed layer of said second
10 material having a first thickness;

11 applying a second layer of said dielectric material onto said fixed layer of said second
12 material;

13 removing said fixed layer of said second material to define an array of pores in said
14 dielectric material layers, said array of pores generally vertically aligned with
15 said array of conductive regions of said substrate; and

16 providing a chalcogenide memory cell at each of said pores by the steps comprising:

17 applying a layer of chalcogenide material onto a region of said dielectric
18 material layer generally centered at said pore, said layer of
19 chalcogenide material extending into said pore; and
20 applying a layer of conductive material onto said chalcogenide layer.

1 28. The method of claim 27, wherein said pores have a minimum lateral dimension
2 ranging from approximately 50 to 500 Angstroms.

1 29. The method of claim 27, wherein said pores have a cross sectional area greater than
2 or equal to said first thickness of said layer of said second material squared.

1 30. The method of claim 27, wherein said pores have a minimum lateral dimension
2 ranging from approximately 50 to 500 Angstroms; and wherein said pores have a cross
3 sectional area greater than or equal to said first thickness of said layer of said second
4 material squared.

1 31. The method of claim 27, wherein said upper surface is generally horizontal and
2 includes a horizontal surface which is generally cross shaped.

1 32. The method of claim 31, wherein said cross shaped horizontal upper surface includes
2 a pair of arms extending relative to a central point.

1 33. The method of claim 32, wherein said arms of said cross shaped horizontal upper
2 surface range in length from about .5 to 1 micron.

1 34. The method of claim 27, wherein said upper surface is surrounded by a recess defined
2 in part by said lower surface.

1 35. The method of claim 34, wherein said upper surface includes a plurality of arms
2 extending laterally relative to a generally central location.

1 36. An array of chalcogenide memory cells, comprising:
2 a plurality of chalcogenide memory cells positioned in a generally common plane,
3 each said chalcogenide memory cell including:
4 an upper electrode;
5 a lower electrode;

6 a dielectric layer positioned between said upper and lower electrodes
7 and including an opening defining a pore;
8 a chalcogenide element within said pore, said chalcogenide element
9 electrically coupled to said upper and lower electrodes;
10 wherein pores of adjacent chalcogenide memory cells are spaced apart by a distance
11 ranging from about .25 to .5 microns.

1 37. The array of claim 36, wherein a minimum lateral dimension of said pores ranges
2 from about 50 to 500 Angstroms.

1 38. The array of claim 36, wherein each of said pores have an L shaped cross section.